Skip to content
Home
TOPS
Clocking-Circuits
Engagement Models
Partners
News
Contact
TOPS (Third Order -plus PLL Simulator)
TOPS is a circuit accurate architectural simulator to simulate PLL and CDR loops, typically at speeds > 4-5 orders of magnitude as compared to circuit simulators.
TOPS Paper
Business Presentation
Technical Presentation
.