TOPS (Third Order -plus PLL Simulator)

TOPS is a circuit accurate architectural
simulator to simulate PLL and CDR loops,
typically at speeds > 4 orders of magnitude as
compared to circuit simulators.  

For more details, please see links below.

TOPS paper (270KB)

Business Presentation (318KB)

Technical Presentation (1.2MB)